Low-power and low-energy CNFET-based approximate full adder cell for image processing applications
ISSN: 0305-6120
Article publication date: 7 February 2022
Issue publication date: 8 November 2023
Abstract
Purpose
Full adder cells are building blocks of arithmetic circuits and affect the performance of the entire digital system. The purpose of this study is to provide a low-power and high-performance full adder cell.
Design/methodology/approach
Approximate computing is a novel paradigm that is used to design low-power and high-performance circuits. In this paper, a novel 1-bit approximate full adder cell is presented using the combination of complementary metal-oxide-semiconductor, transmission gate and pass transistor logic styles.
Findings
Simulation results confirm the superiority of the proposed design in terms of power consumption and power–delay product (PDP) criteria compared to state-of-the-art circuits. Also, the proposed full adder cell is applied in an 8-bit ripple carry adder to accomplish image processing applications including image blending, motion detection and edge detection. The results confirm that the proposed cell has premier compromise and outperforms its counterparts.
Originality/value
The proposed cell consists of only 11 transistors and decreases the switching activity remarkably. Therefore, it is a low-power and low-PDP cell.
Keywords
Citation
Safaei Mehrabani, Y., Maleknejad, M., Rostami, D. and Uoosefian, H. (2023), "Low-power and low-energy CNFET-based approximate full adder cell for image processing applications", Circuit World, Vol. 49 No. 4, pp. 397-412. https://doi.org/10.1108/CW-05-2021-0128
Publisher
:Emerald Publishing Limited
Copyright © 2022, Emerald Publishing Limited